Amendments to the Specification

Please replace the table on page 1 with the following amended table:

Docket #	Serial #	Title
CNTR:2024	09/898832	APPARATUS AND METHOD FOR SELECTIVELY
		ACCESSING DISPARATE INSTRUCTION BUFFER
İ		STAGES BASED ON BRANCH TARGET ADDRESS
		CACHE HIT AND INSTRUCTION STAGE WRAP
CNTR:2051	09/906381	APPARATUS AND METHOD FOR HANDLING
		BTAC BRANCHES THAT WRAP ACROSS
		INSTRUCTION CACHE LINES

Please replace paragraph [0030] on page 15 with the following amended paragraph:

Please replace paragraph [0037] on pages 18 and 19 with the following amended paragraph:

The mux 118 also receives a resolved target address 164. The resolved target address 164 is provided by execution logic in the microprocessor 100. The execution logic calculates the resolved target address 164 based on a full decode of a branch instruction. If after branching to the target address 132 provided by the BTAC 116, the microprocessor 100 later determines that the branch was erroneous, the microprocessor 100 corrects the error by flushing the pipeline and branching to either the resolved target address 164 or to the fetch address of a cache line including the instruction following the branch instruction. In one embodiment, the microprocessor 100 corrects the error by flushing the pipeline and branching to the fetch address of a cache line including the branch instruction itself, if the microprocessor 100 determines that no branch instruction was present in the cache line 142 as presumed. The error correction is as described in

U.S. Patent application serial number <u>09/849658</u>—entitled APPARATUS, SYSTEM AND METHOD FOR DETECTING AND CORRECTING ERRONEOUS SPECULATIVE BRANCH TARGET ADDRESS CACHE BRANCHES, (docket number CNTR:2022), having a common assignee, and which is hereby incorporated by reference in its entirety for all purposes.

Please replace paragraph [0038] on pages 19 and 20 with the following amended paragraph: